

JO17 Rec'd PCT/PTO 27 APR 2001 PCT

TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/US) CONCERNING A FILING UNDER 35 U.S.C. 371		ATTORNEY'S DOCKET NUMBER SON-1885/SUG
		U.S. APPLICATION NO. (If known, see 37 C.F.R. 1.55) <b>09/830515</b>
INTERNATIONAL APPLICATION NO. PCT/JP00/05783	INTERNATIONAL FILING DATE August 8, 2000	PRIORITY DATE CLAIMED August 30, 1999
TITLE OF INVENTION <b>SOLID-STATE IMAGE PICKUP DEVICE, METHOD OF DRIVING THE SAME AND CAMERA SYSSYM</b>		
APPLICANT(S) FOR DO/EO/US Ryoji SUZUKI, Takahisa UENO, Koichi SHIONO and Kazuya YONEMOTO		
Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:		
<p>1. <input checked="" type="checkbox"/> This is a FIRST submission of items concerning a filing under 35 U.S.C. 371.</p> <p>2. <input type="checkbox"/> This is a SECOND or SUBSEQUENT submission of items concerning a filing under 35 U.S.C. 371.</p> <p>3. <input checked="" type="checkbox"/> This express request to begin national examination procedures (35 U.S.C. 371(f) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and PCT Articles 22 and 39(I).</p> <p><input type="checkbox"/> A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date.</p> <p>5. <input checked="" type="checkbox"/> A copy of the International Application as filed (35 U.S.C. 371(c)(2))</p> <p>a. <input type="checkbox"/> is transmitted herewith (required only if not transmitted by the International Bureau).</p> <p>b. <input checked="" type="checkbox"/> has been transmitted by the International Bureau</p> <p>c. <input type="checkbox"/> is not required, as the application was filed in the United States Receiving Office (RO/US).</p> <p>6. <input checked="" type="checkbox"/> A translation of the International Application into English (35 U.S.C. 371(c)(2)).</p> <p><input type="checkbox"/> Amendment to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3)).</p> <p>a. <input type="checkbox"/> are transmitted herewith (required only if not transmitted by the International Bureau).</p> <p>b. <input type="checkbox"/> have been transmitted by the International Bureau.</p> <p>c. <input type="checkbox"/> have not been made; however, the time limit for making such amendment has NOT expired.</p> <p>d. <input type="checkbox"/> have not been made and will not be made.</p> <p>8. <input type="checkbox"/> A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).</p> <p>9. <input type="checkbox"/> An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).</p> <p>10. <input type="checkbox"/> A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)).</p> <p>Items 11 to 16 below concern either document(s) or information included:</p> <p>11. <input checked="" type="checkbox"/> An Information Disclosure Statement under 37 CFR 1.97 and 1.98.</p> <p>12. <input type="checkbox"/> An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.</p> <p>13. <input type="checkbox"/> A FIRST preliminary amendment.</p> <p><input type="checkbox"/> A SECOND or SUBSEQUENT preliminary amendment.</p> <p>14. <input type="checkbox"/> A substitute specification.</p> <p>15. <input type="checkbox"/> A change of power of attorney and/or address letter.</p> <p>16. <input type="checkbox"/> Other items or information.</p>		

U.S. APPLICATION NO. <b>09/830515</b> <small>(If known, see 37 CFR 1.53(a)(2))</small>		INTERNATIONAL APPLICATION NO. <b>PCT/JP00/05783</b>		ATTORNEY'S DOCKET NUMBER <b>SON-1885/SUG</b>			
17. <input checked="" type="checkbox"/> The following fees are submitted:  <div style="margin-left: 20px;"> <b>Basic National Fee (37 CFR 1.49(a)(1)-(5):</b>            Search Report has been prepared by the EPO or JPO.....             International preliminary examination fee paid to USPTO (37 CFR 1.482).....            No international preliminary examination fee paid to USPTO (37 CFR 1.482) but international search fee paid to USPTO (37 CFR 1.445(a)(2)).....             Neither international preliminary examination fee (37 CFR 1.482) nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO.....             International preliminary examination fee paid to USPTO (37 CFR 1.482) and all claims satisfied provisions of PCT Article 33(2)-(4).....         </div>				<table border="1" style="width:100%; border-collapse: collapse;"> <tr> <td style="width:50%;">CALCULATIONS</td> <td style="width:50%;">PTO USE ONLY</td> </tr> </table>		CALCULATIONS	PTO USE ONLY
CALCULATIONS	PTO USE ONLY						
<b>ENTER APPROPRIATE BASIC FEE AMOUNT =</b>				<table border="1" style="width:100%; border-collapse: collapse;"> <tr> <td style="width:50%; text-align: right;">\$ 840.00</td> <td style="width:50%;"></td> </tr> </table>		\$ 840.00	
\$ 840.00							
Surcharge of \$130.00 for furnishing the oath or declaration later than <input checked="" type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 CFR 1.49(e)).				<table border="1" style="width:100%; border-collapse: collapse;"> <tr> <td style="width:50%; text-align: right;">\$0.00</td> <td style="width:50%;"></td> </tr> </table>		\$0.00	
\$0.00							
Claims	Number Filled	Number Extra	Rate				
Total Claims	13	0	9/18	\$ 0.00			
Independent Claims	5	2	35/80	\$160.00			
Multiple dependent claim(s) (if applicable)							
<b>TOTAL OF ABOVE CALCULATIONS</b>				=	\$160.00		
Reduction by 1/2 for filing by small entity, if applicable. Verified Small Entity statement must also be filed. (Note 37 CFR 1.9, 1.27, 1.28)				\$			
<b>SUBTOTAL</b>				=	\$1000.00		
Processing fee of \$130.00 for furnishing the English translation later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 CFR 1.49(f)).				\$			
<b>TOTAL NATIONAL FEE</b>				=	\$1000.00		
Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be accompanied by an appropriate sheet (37 CFR 3.28, 3.31). \$40.00 per property				\$			
<b>TOTAL FEES ENCLOSED</b>				=	\$1000.00		
				Amount to be refunded	\$		
				Charged	\$		

a. ☐ A check in the amount of \$\_\_\_\_\_ to cover the above fees is enclosed.

b. ☒ Please charge my Deposit Account No. 18-0013 in the amount of \$1000.00 to cover the above fees. A duplicate of this sheet is enclosed.

c. ☒ The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 18-0013. A duplicate copy of this sheet is enclosed.

**NOTE:** Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.

SEND ALL CORRESPONDENCE TO:

Ronald P. Kananen, Esq.  
 Rader, Fishman & Grauer, L.P.P.C.  
 1233 20<sup>th</sup> Street, N.W.  
 Suite 501  
 Washington, DC 20036

Dated: March 29, 2001

47,255  
 f RONALD P. KANANEN  
 NAME  

24,104  
 REGISTRATION NUMBER

## DESCRIPTION

SOLID-STATE IMAGE PICKUP DEVICE, METHOD OF DRIVING THE  
SAME AND CAMERA SYSTEM

5

## Technical Field

The present invention relates to a solid-state image pickup device, a method of driving the solid-state image pickup device and a camera system, and particularly to an X-Y address type solid-state image pickup device, a method of driving the solid-state image pickup device, and a camera system using the solid-state image pickup device as an image pickup device.

10

## Background Art

With an X-Y address type solid-state image pickup device such as a CMOS image pickup device or the like, an output signal which is substantially linearly proportional to the amount of charges accumulated in each unit pixel through photoelectric conversion is obtained, and the dynamic range of the image pickup device is determined by the amount of charges which can be accumulated in each unit pixel.

20

25

Fig. 13 is an input/output characteristic diagram showing the relationship between the light amount of light incident to an image pickup device and

the output signal amount thereof. Apparent from the input/output characteristic diagram, the dynamic range of the image pickup device is determined by the saturated signal amount of each pixel and the noise level.

As described above, the charge amount which can be accumulated in the unit pixel is restricted due to the size of the pixel. Therefore, if the diaphragm of a camera lens is matched with a subject having low brightness in a camera system using this type of X-Y address type solid-state image pickup device as an image pickup device, the signal of a subject having high brightness is saturated. On the other hand, if the diaphragm of the camera lens is matched with a subject having high brightness, the signal of a subject having low brightness is embedded in noises, so that a broad dynamic range required for image recognition, etc. cannot be obtained.

Therefore, there has been proposed an X-Y address type solid-state image pickup device which can implement a broad dynamic range image pickup operation by outputting both of a long-time accumulated signal and a short-time accumulated signal during one field or one frame and obtaining an image pickup signal having contrast to an incident light amount in a very broad range on the basis of the long-time and short-time accumulated signals. Here, the long-time accumulated

signal is a signal based on signal charges which are accumulated for a long time, and the short-time accumulated signal is a signal based on signal charges which are accumulated for a short time.

5                   In the conventional X-Y address type solid-state image pickup device, the long-time accumulated signal of one line is output and then the short-time accumulate signal of one line is output. Therefore, a vertical read-out scan pulse rises up  
10 during a horizontal picture period or a horizontal scan circuit carries out a scanning operation twice during one horizontal scan period, which leaks into a camera signal processing circuit and appears as a vertically-striped system noise in the vicinity of the  
15 center portion of the screen.

                  Further, the long-time accumulated signal and the short-time accumulated signal are output from a single output terminal through a common signal line during the same horizontal scanning period, and thus  
20 the output signal frequency is increased substantially twice for an image pickup device which does not carry out the broad dynamic range image pickup operation. Therefore, the power consumption is increased and the SN ratio is deteriorated.

#### 25                   Disclosure of Invention

                  The present invention has been implemented in

view of the foregoing situation, and has an object to provide a solid-state image pickup device which can eliminate the vertically-striped system noise in principle and prevent increase of the power consumption and deterioration of the SN ratio, a method of driving the solid-state image pickup device and a camera system using the solid-state image pickup device.

According to the solid-state image pickup device of the present invention, horizontal signal lines of plural rows are wired on a row basis in a pixel portion where unit pixels are arranged in a matrix form, and plural vertical signal lines are wired commonly to these horizontal signal lines of plural rows. The solid-stage image pickup device of the present invention is equipped with multiple-system vertical driving means which select each pixel of the pixel portion on a row basis over plural different rows and successively outputting to plural vertical signal lines signals which are output from the respective pixels to horizontal signal lines of plural rows, and horizontal driving means for successively selecting the respective pixels of plural rows which are selected by the vertical driving means. Further, the camera system of the present invention uses the solid-state image pickup device thus constructed as an image pickup device.

There has been considered such a construction

that two vertical signal lines are provided and a dual system of vertical driving means is provided in connection with the two vertical signal lines. In this construction, signals of two different columns are output through the two vertical signal lines at the same time. At this time, a long-time accumulated signal and a short-time accumulated signal are output as dual system signals at the same time by making the accumulation time of signal charges different between the respective pixels of the different two lines. In a camera system using this solid-state image pickup device as an image pickup device, coincidence (simultaneity) processing is carried out to set the long-time accumulated signal and the short-time accumulated signal to signals on the same line, and then operating processing is carried out to implement a broad dynamic range image pickup operation.

#### Brief Description of Drawings

Fig. 1 is a diagram showing the construction of a CMOS image pickup device according to an embodiment of the present invention;

Fig. 2 is a timing chart of a vertical scan operation;

Fig. 3 is a timing chart of a horizontal scan operation;

Fig. 4 is a schematic diagram showing the

vertical scan operation in a broad dynamic range operation;

Fig. 5 is a diagram showing the time variation of a pixel accumulated charge amount in the broad dynamic range operation;

Fig. 6 is a circuit diagram showing another construction of a unit pixel;

Fig. 7 is a block diagram showing an example of the construction of a camera system according to the present invention;

Fig. 8 is a diagram showing the time variation of the pixel accumulated charge amount when the vertical driving system is a triple system;

Fig. 9 is a block diagram showing the construction of a signal processing circuit when the vertical driving system is a triple system;

Fig. 10 is an input/output characteristic diagram showing the relationship between an incident light amount and an output signal amount when the vertical driving system is a triple system;

Fig. 11 is a timing chart of the vertical scan operation in a high-speed image pickup operation;

Fig. 12 is a schematic diagram showing the vertical scan operation in the high-speed image pickup operation; and

Fig. 13 is an input/output characteristic diagram showing the relationship between the incident



light amount and the output signal amount of the image pickup device.

#### Best Mode for Carrying Out the Invention

5 Preferred embodiments according to the present invention will be described in detail hereunder with reference to the accompanying drawings by using a case where the present invention is applied to an X-Y address type solid-state image pickup device, for example, a CMOS image pickup device.

10 Fig. 1 is a diagram showing the construction of a CMOS image pickup device according to an embodiment of the present invention.

15 In Fig. 1, an area surrounded by a broken line indicates an unit pixel 11. The unit pixel 11 includes five NchMOS transistors of a read-out transistor 13, a read-out selection transistor 14, an amplifying transistor 15, a reset transistor 16 and an output selection transistor 17 for a photodiode (PD) 12 serving as a photoelectric conversion element. A plurality of unit pixels 11 as described above are arranged in a matrix form to form a pixel portion 21.

20 In this case, in order to simplify the drawings, the pixel portion 21 is illustrated as being constructed in a pixel structure having two columns ((m-1)-th column, m-th column) and two rows (n-th row, (n+1)-th row). In the pixel portion 21, horizontal

signal lines  $22n+1$ ,  $22n$  and read-out lines  $23n+1$ ,  $23n$  are wired on a row basis. Further, horizontal selection lines  $24m-1$ ,  $24m$  are wired on a column basis.

In the unit pixel 11 on  $m$ -th column and  
5 (n+1)-th row, the photodiode 12 serves at both of a photoelectric conversion function and a charge accumulating function. That is, the photodiode 12 serves to photoelectrically convert incident light to a signal charge having the charge amount corresponding to the light amount of the incident light, and further accumulate the signal charge thus converted. The photodiode 12 is designed in a diode-buried type sensor structure, for example, in an HAD (Hole Accumulated Diode) sensor structure in which a hole accumulated layer formed of  $p^+$  layer is added at the substrate surface side of an np diode.

The source of a read-out transistor 13 is connected to the cathode of the photodiode 12. The drain of the read-out transistor 13 is connected to a floated diffusion area FD serving as an accumulating portion, and the gate thereof is connected to the source/drain of a read-out selection transistor 14. In the read-out selection transistor 14, the drain/source thereof is connected to a read-out line  $23n+1$ , and the gate thereof is connected a horizontal selection line  
20  $24m$ . In an amplifying transistor 15, the gate thereof is connected to the floated diffusion area FD, and the  
25

drain thereof is connected to a power source VDD.

In a reset transistor 16, the source thereof is connected to the floated diffusion area FD, the drain thereof is connected to the power source VDD, and the gate thereof is connected to the adjacent horizontal signal line  $24m-1$  of  $(m-1)$ -th column. The reset transistor 16 is designed as a depression type to reset the floated diffusion area FD to the power source VDD. In an output selection transistor 17, the drain thereof is connected to the source of the amplifying transistor 15, the source thereof is connected to a horizontal signal line  $22n+1$ , and the gate thereof is connected to a horizontal selection line  $24m$ .

In connection with horizontal signal lines of plural rows (in this case, the horizontal signal lines  $22n$ ,  $22n+1$  of two rows), first and second vertical signal lines 25, 26 are wired in an area out of the pixel portion 21 so as to be perpendicular to the horizontal signal lines  $22n$ ,  $22n+1$ . Vertical selection transistors  $27n$ ,  $27n+1$  and  $28n$ ,  $28n+1$  are connected between each of the horizontal signal lines  $22n$ ,  $22n+1$  and the first, second vertical signal lines 25, 26. These vertical selection transistors  $27n$ ,  $27n+1$ ,  $28n$ ,  $28n+1$  are also formed of NchMOS transistors.

On the peripheral portion of the pixel portion 21 are provided a horizontal scan circuit 29 for column selection as a horizontal driving system,

and both of a first vertical scan circuit 30 for row selection and a second vertical scan circuit 31 for controlling the accumulation time which serve as a vertical driving system. These scan circuits 29, 30 and 31 are formed of shift transistors, for example, and start a shift operation (scan) in response to a driving pulse given from a timing generator (TG) 32.

Horizontal scan (selection) pulses  $\phi_{Hm-1}$ ,  $\phi_{Hm}$  are successively output from the horizontal scan circuit 29. These horizontal scan pulses  $\phi_{Hm-1}$ ,  $\phi_{Hm}$  are supplied through the horizontal selection lines 24m-1, 24m to each gate of the read-out selection transistor 14, the reset transistor 16 and the output selection transistor 17 of the unit pixel 11 on a column basis. First vertical scan pulses  $\phi_{V1n}$ ,  $\phi_{V1n+1}$  are successively output from the first vertical scan circuit 30, and second vertical scan pulses  $\phi_{V2n}$ ,  $\phi_{V2n+1}$  are successively output from the second vertical scan circuit 31.

The first vertical scan pulses  $\phi_{V1n}$ ,  $\phi_{V1n+1}$  are input to one of OR gates 33n, 33n+1 every row, and also supplied to the gates of the vertical selection transistors 27n, 27n+1 through the vertical selection lines 34n, 34n+1. The second vertical scan pulses  $\phi_{V2n}$ ,  $\phi_{V2n+1}$  are input to the other of the OR gates 33n, 33n+1 every row, and supplied to the gates of the vertical selection transistors 28n, 28n+1 through the

vertical selection lines 36n, 36n+1.

The respective outputs of the OR gates 33n, 33n+1 are input to respective one input terminals of AND gates 35n, 35n+1, and a read-out pulse  $\phi$ PRD output from the timing generator 32 is input to the other input terminals of the AND gates 35n, 35n+1. Each output of the AND gates 35n, 35n+1 is supplied through the read-out line 23n, 23n+1 to the drain of the read-out selection transistor 14 in each pixel.

I(current)-V(voltage) conversion circuits 37, 38 for converting signal current to signal voltage and correlated double sampling circuits (hereinafter referred to as CDS) 39, 40 as differential circuits are provided at the output end sides of the first and second vertical signal lines 25, 26. The I-V conversion circuits 37, 38 convert to a signal voltage a pixel signal which is supplied as signal current through the vertical signal lines 25, 26 and then supply the signal voltage to CDS circuits 39, 40.

The CDS circuits 39, 40 perform processing of taking the difference between the noise level and the signal level just after pixel reset on the basis of the sampling pulse supplied from the timing generator 32. If necessary, an AGC (Auto Gain Control) circuit, an ADC (Analog Digital Converter) circuit, etc. may be provided at the subsequent stage of each of the CDS circuits 39, 40.

Next, the broad dynamic range operation in the CMOS image pickup device according to the embodiment of the present invention will be described with reference to the timing charts of Figs. 2 and 3.

5 Fig. 2 is a timing chart of the vertical scan operation, and Fig. 3 is a timing chart of the horizontal scan operation.

10 The first vertical scan pulse  $\phi V1n$  and the second vertical scan pulse  $\phi V2n+i$  are output from the first vertical scan circuit 30 and the second vertical scan circuit 31 respectively at a time  $t1$  by the vertical scan operation of the first and second vertical scan circuits 30, 31. The first vertical scan pulse  $\phi V1n$  is applied through the vertical selection line 34n to the gate of the vertical selection transistor 27n on the n-th row, and the second vertical scan pulse  $\phi V2n+i$  is applied through the vertical selection line 36n+i to the gate of the vertical selection transistor 28n+i on the (n+i)-th row. As a  
15 result, the n-th row, the (n+1)-th row are selected.  
20

Under this state, the horizontal scan operation is carried out by the horizontal scan circuit 29. The horizontal scan operation will be described by paying attention to the m-th column, for example.

25 First, when the horizontal scan pulse  $\phi Hm-1$  is output from the horizontal scan circuit 29 and applied to a horizontal selection line 24m-1 on the

(m-1)-th column, the reset transistor 16 of the pixel of the m-th column is set to ON state, whereby the floated diffusion area FD is reset to the power source VDD through the reset transistor 16.

5                   Subsequently, when the horizontal scan pulse  $\phi_{Hm}$  is output from the horizontal scan circuit 29 and applied to the horizontal selection line 24m of the m-th column, the output selection transistor 17 of the pixel on the m-th column is set to ON state, whereby  
10                   the current corresponding to the reset level of the pixel (m,n) on the vertically selected n-th row and the horizontally selected m-th column is output through the horizontal signal line 22n and the vertical selection transistor 27n to the first vertical signal line 25,  
15                   and at the same time the current corresponding to the reset level of the pixel (m,n+i) on the vertically selected (n+i)-th row and the horizontally selected m-th column is output to the second vertical signal line 26 through the horizontal signal line 22n+i and  
20                   the vertical selection transistor 28n+i.

                  When the read-out pulse  $\phi_{PRD}$  is output during an occurrence period of the horizontal scan pulse  $\phi_{Hm}$ , the logical product is taken between the read-out pulse  $\phi_{PRD}$  and the first vertical scan pulse  $\phi_{V1n}$  in the AND gate 35n, and also between the read-out pulse  $\phi_{PRD}$  and the second vertical scan pulse  $\phi_{V2n+i}$  in the AND gate 35n+i. As a result, pulses rise up on the read-out

lines  $23n$ ,  $23n+i$  of the  $n$ -th and  $(n+i)$ -th rows,  
respectively. At this time, each of the read-out  
selection transistors 14 at the pixels  $(m,n)$ ,  $(m,n+i)$   
is set to ON state because the horizontal scan pulse  
5  $\phi_{Hm}$  is applied to the gate thereof.

Accordingly, the read-out pulse  $\phi_{PRD}$  applied  
to the read-out lines  $23n$ ,  $23n+i$  is applied to the gate  
of the read-out transistor 13 through the drain/source  
of the read-out selection transistor 14 at the pixels  
10  $(m,n)$ ,  $(m,n+i)$ , whereby the read-out transistor 13 is  
set to ON state, and the signal charges which are  
produced and accumulated through the photoelectric  
conversion in the photodiode 12 are read out to the  
floated diffusion area FD through the read-out  
15 transistor 13.

When the read-out pulse  $\phi_{PRD}$  is extinguished,  
the read-out transistor 13 is set to OFF state. The  
signal charges read into the floated diffusion area FD  
are amplified in accordance with the charge amount  
20 thereof by the amplifying transistor 15 and set to  
signal current, and then output through the output  
selection transistor 17 and then the horizontal signal  
lines  $22n$ ,  $22n+i$  and the vertical selection transistors  
 $27n$ ,  $28n+i$  (as shown in Fig. 4) to the first and second  
25 vertical signal lines 25, 26, respectively.

When the pixels  $(m,n)$ ,  $(m,n+i)$  are selected,  
the pixels  $(m+1, n)$ ,  $(m+1, n+i)$  of the next column are



reset by the horizontal scan pulse  $\phi_{Hm}$ . When the horizontal scan pulse  $\phi_{Hm}$  is extinguished and the horizontal scan pulse  $\phi_{Hm+1}$  is output from the horizontal scan circuit 29, the pixels  $(m+1, n)$ ,  $(m+1, n+i)$  on the next column are set to be selected.

By repeating the above series of operations, the reset level and the signal level of the unit pixels 11 of one line of the  $n$ -th row, and the reset level and the signal level of the unit pixels 11 of one line of the  $(n+i)$ -th row are successively read out through the same passage (the horizontal signal line 22 $n$ , the vertical selection transistor 27 $n$ , 28 $n+i$  or the like) onto the first and second vertical signal lines 25, 26, respectively. These signal levels are converted from current to voltage in the I-V conversion circuits 37, 38, and then supplied to the CDS circuits 39, 40 to be subjected to noise cancel through correlated double sampling.

Subsequently, the second vertical scan pulse  $\phi_{V2n}$  is output from the scan circuit 31 at a time  $t_2$  through the vertical scan operation of the second vertical scan circuit 31. The second vertical scan pulse  $\phi_{V2n}$  is applied to the gate of the vertical selection transistor 28 $n$  of the  $n$ -th row through the vertical selection line 36 $n$ . As a result, the  $n$ -th row is selected. Each pixel on the  $n$ -th row is selected at the time  $t_1$  by the vertical scan operation of the first

vertical scan circuit 30, and the photodiode 12 is reset.

Accordingly, the signal corresponding to the charge amount of charges which are photoelectrically converted and accumulated in the photodiode 12 for the accumulation time of  $t_2 - t_1$  (that is, a long-time accumulation signal) at each pixel of the  $n$ -th row is output as an output OUT 2 through the horizontal signal line  $22n$  of the  $n$ -th row and the vertical selection transistor  $28n$  and the second vertical signal line 26. Since the signal is also read out from the photodiode 12 at this time point, the photodiode 12 is reset.

Again, the first vertical scan pulse  $\phi V_{1n}$  is output from the scan circuit 30 at the time  $t_3$  after one vertical scan period (1V) elapses from the time  $t_1$  by the vertical scan operation of the first vertical scan circuit 30. The first vertical scan pulse  $\phi V_{1n}$  is applied to the gate of the vertical selection transistor  $27n$  of the  $n$ -th row through the vertical selection line  $34n$ . As a result, the  $n$ -th row is selected. Each pixel on the  $n$ -th row is selected at the time  $t_2$  by the vertical scan operation of the second vertical scan circuit 31, and the photodiode 12 is reset.

Accordingly, in each pixel of the  $n$ -th row, the signal corresponding to the charge amount of charges which are photoelectrically converted and

accumulated for the accumulation time of  $t_3 - t_2$  (that is, a short-time accumulation signal) in the photodiode 12 is output as an output OUT 1 through the horizontal signal line 22n of the n-th row  $\pm$  the vertical selection transistor 27n  $\pm$  the first vertical signal line 26.

Fig. 5 shows the time variation of the accumulated charge amount of a pixel in which the photodiode 12 is saturated in a normal read-out operation. In Fig. 5, a represents the signal level, b represents the saturation level, and c represents the white clip level. The saturation level b is dispersed among pixels.

A pixel which starts the charge accumulation at the time  $t_1$  reaches the saturation level at the time  $t_2$ , and the saturation level b is output as an output OUT2. At the time  $t_3$ , the signal level a corresponding to the accumulation time of  $t_3 - t_2$  is output as an output OUT1 from the pixel at the time  $t_3$ . Here, if the timing is set so as to satisfy the condition:  $(t_3 - t_2) \ll (t_2 - t_1)$ , a pixel which is saturated at  $(t_2 - t_1)$  is not saturated at  $(t_3 - t_2)$ .

Through a series of operations as described above, the long-time accumulation signal (saturation level b) and the short-time accumulation signal (signal level a) are output as the output OUT2 and the output OUT1 respectively from the same pixel with the time lag

of  $(t_3 - t_2)$ .

As described above, in the CMOS image pickup device in which the signal corresponding to the accumulation charge amount of each pixel is output to the horizontal signal lines  $22n$ ,  $22n+1$  arranged on a row basis, for example, two vertical selection transistors  $27n$ ,  $28n$ , two vertical signal lines  $25$ ,  $26$  and two vertical scan circuits  $30$ ,  $31$  are arranged for each horizontal signal line, thereby outputting signals which are different in accumulation time and obtained by dividing 1 field into any number of parts with any integer times of  $1H$  ( $H$  represents the horizontal scan period), that is, the long-time accumulation signal and the short-time accumulation signal.

Accordingly, the driving frequency of the CMOS image pickup device, that is, the signal output frequency can be set to the same as the image pickup device which does not carry out the broad dynamic range image pickup operation, so that increase of power consumption and deterioration of SN ratio can be prevented. In addition, no discontinuous timing pulse rises up during the horizontal picture period, and thus the vertically striped system noise can be prevented from occurring.

In this embodiment, the drain of the amplifying transistor  $15$  is connected to the power source  $VDD$  and the source thereof is connected through

the output selection transistor 17 to the horizontal signal line  $22n+1$  in the unit pixel 11. However, as shown in Fig. 6, the unit pixel 11 may be designed in accordance with the construction of the I-V conversion circuits 37, 38 so that the drain of the amplifying transistor 15 is connected to the horizontal signal line  $22n+1$  and the source thereof is connected through the output selection transistor 17 to GND.

The long-time accumulation signal and the short-time accumulation signal are output, and an image pickup signal having contrast to the incident light amount in a broad range is obtained on the basis of these signals. That is, in order to implement the broad dynamic range image pickup operation, the signals on the same row are used as the long-time accumulation signal and the short-time accumulation signal. On the other hand, the long-time accumulation signal and the short-time accumulation signal which are simultaneously output through the two vertical signal lines 25, 26 are signals on different rows.

With respect to the same row, as is apparent from the above description on the operation, the long-time accumulation signal is output at the time  $t_2$ , and the short-time accumulation signal is output at the time  $t_3$ . That is, there is a time difference of  $t_3-t_2$  between the long-time accumulation signal and the short-time accumulation signal on the same row.

Accordingly, in order to implement the broad dynamic range image pickup operation, the long-time accumulation signal and the short-time accumulation signal on the same row are required to be made simultaneous with each other.

Fig. 7 shows an example of the construction of a camera system according to the present invention which is equipped with a signal processing system for satisfying the above requirement.

As is apparent from Fig. 7, the camera system according to the present invention comprises a CMOS image pickup device 41, an optical system containing a lens 42 and a signal processing circuit 43. In the camera system thus constructed, a CMOS image pickup device according to the above embodiment or a modification thereof is used as the CMOS image pickup device 41. The lens 42 focuses incident light (image light) from a subject (not shown) onto the imaging face of the CMOS image pickup device 41. On the basis of the image light focused on the imaging face, the CMOS image pickup device 41 outputs the short-time accumulation signal as the output OUT1 and the long-time accumulation signal as the output OUT2.

The signal processing circuit 43 comprises two white clip circuits 431, 432, a single delay circuit 433, two amplifiers 434, 435 and a single adder 436. In the signal processing circuit 43, the two white

clip circuits 431, 432 perform the processing of clipping the outputs OUT1, OUT2 of the CMOS image pickup device 41, that is, the short-time accumulation signal a and the long-time accumulation signal b by the white clip level (see Fig. 5) and making the dispersion of the saturation level of the respective pixels uniform.

The delay circuit 433 has a delay time of  $t_3 - t_2$ , and delays the long-time accumulation signal b to make the long-time accumulation signal b simultaneous with the short-time accumulation signal a. The amplifiers 434, 435 have gains  $G_1$ ,  $G_2$  respectively, and amplify the short-time accumulation signal a and the long-time accumulation signal b respectively. The adder 436 adds the short-time accumulation signal a and the long-time accumulation signal b which are made simultaneous with each other and amplified, thereby obtaining a signal of  $axG_1 + bxG_2$ , that is, an image pickup signal having contrast to a broad-range incident light amount.

As described above, the CMOS image pickup device 41 which can output the short-time accumulation signal a and the long-time accumulation signal b separately from each other is used as the image pickup device. In addition, the short-time accumulation signal a and the long-time accumulation signal b on the same row which are output from the CMOS image pickup device

41 are made simultaneous with each other, and then processed, thereby implementing the broad dynamic range image pickup operation without inducing any vertically striped system noise.

5           Further, when the gain G2 of the amplifier 435 is set to zero in the signal processing circuit 43, only the short-time accumulation signal a is output as the image pickup signal, and thus an electronic shutter operation having an accumulation time of  $t_3 - t_2$  is  
10           carried out. That is, in the camera system according to the present invention which uses the CMOS image pickup device according to the above embodiment or  
15           modification thereof as the image pickup device, the broad dynamic range image pickup operation and the electronic shutter operation can be selectively performed by switching the gain G2 of the amplifier  
20           435.

          The CMOS image pickup device according to the above-described embodiment is designed so that the  
25           vertical signal lines, the selection transistors and the vertical scan circuits of two systems are respectively provided, however, the number of systems in which the above parts are respectively provided is not limited to two. That is, the above parts may be  
30           respectively provided in each of three or more systems. In this case, various input/output characteristics can be obtained by arbitrarily setting the ratio of



read-out timings  $t_1: t_2: t_3: \dots$  at which signals are read out from the respective pixels, the delay amount of the delay circuit (delay time) and the gains of the operating units G1, G2, G3, ...

5 Here, there will be described such a case that the vertical signal lines, the vertical selection transistors and vertical scan circuits are provided for each of respective three systems. Fig. 8 shows the relationship between the accumulation time and the accumulation charge amount of the pixel, and Fig. 9 shows the construction of a signal processing circuit 43' of a camera system in this case.

10 The signal processing circuit 43' comprises three white clip circuits 441, 442, 443, two delay circuits 444, 445, three amplifiers 446, 447, 448 and a single adder 449.

15 In the signal processing circuit 43' thus constructed, the three white clip circuits 441, 442, 443 clip the outputs OUT1, OUT2, OUT3 of the three systems of the CMOS image pickup device, that is, the respective signals of the accumulation time  $(t_3 - t_2)$ ,  $(t_2 - t_1)$ ,  $t_1$  by the white clip level (see Fig. 8) to make uniform the dispersion in the saturation level of the respective pixels.

20 The delay circuit 444 and the delay circuit 445 have a delay time of  $t_3 - t_2$  and a delay time of  $t_2 - t_1$  respectively, and delay the respective signals of

the accumulation time  $t_2-t_1$ ,  $t_1$ , whereby the signals of the accumulation time  $t_2-t_1$ ,  $t_1$  are made simultaneous with the signal of the accumulation time  $t_3-t_2$ . The amplifiers 446, 447, 448 have gains  $G_1$ ,  $G_2$ ,  $G_3$ , and amplify the respective signals of the accumulation time  $t_3-t_2$ ,  $t_2-t_1$ ,  $t_1$ . The adder 449 adds the respective signals which are made simultaneous with one another and amplified, thereby obtaining an image pickup signal having contrast to a broad-range incident light amount.

As an example, by setting the ratio of the read-out timing of the signal from each pixel to  $t_1:t_2:t_3 = 4:6:7$  (accumulation time ratio 4:2:1) and setting the gains  $G_1$ ,  $G_2$  and  $G_3$  of the operating portion (amplifiers 446, 447, 448) to 0, 2 and -1 respectively, only a specific light amount portion can be picked up (that is, black clip + white clip). Fig. 10 shows an input/output characteristic at this time.

In the case of the CMOS image pickup device of the above-described embodiment, the high-speed image pickup operation can be also supported by varying the driving timing. In the following description, an embodiment in which the high-speed image pickup operation can be supported will be described.

In the construction shown in Fig. 1, the first vertical scan circuit 30 is put in charge of odd-number rows and the second vertical scan circuit 31 is put in charge of even-number rows as shown in the

timing chart of Fig. 11. That is, the vertical scan operation is carried out while skipping every other row so that the vertical scan pulses of the odd-number rows (... ,  $\phi V_{1n}$ ,  $\phi V_{1n+2}$ , ...) are output from the first vertical scan circuit 30, and the vertical scan pulses of the even-number rows (... ,  $\phi V_{2n+1}$ ,  $\phi V_{2n+3}$ , ...) are output from the second vertical scan circuit 31.

Accordingly, as shown in the schematic diagram of Fig. 12, signals of two rows can be simultaneously read out through the vertical selection transistors (... ,  $27n$ ,  $27n+2$ , ...), (... ,  $28n+1$ ,  $28n+3$ , ...) and the vertical signal lines 25, 26. As a result, the information of all the pixels can be picked up in half a time at the same operating frequency, thereby implementing the high-speed image pickup operation.

In this case, the high-speed image pickup operation of the CMOS image pickup device in which the vertical signal lines, the vertical selection transistors and the vertical scan circuits are provided for two systems is described. However, if the number of systems may be increased to three systems, four systems, etc., the information of all the pixels can be picked up in one-third time, one-fourth time, etc., and thus the higher-speed image pickup operation can be implemented.

In order to fabricate the CMOS image pickup device which can support only the high-speed image

pickup operation, if vertical start pulses of  $n$  are given to the vertical scan circuit to perform the vertical scan operation while skipping every  $(n-1)$  rows, only one vertical scan circuit is sufficient although the vertical selection transistors and the vertical signal lines of  $n$  systems are provided.

The construction of the unit pixel according to the above embodiment and the modification is merely an example, and thus the present invention is not limited to the embodiment and the modification. That is, the present invention is applicable to general X-Y address type solid-stage image pickup devices in which each unit pixel has at least a photoelectric conversion element such as a photodiode or the like, a read-out transistor for reading out the accumulated charges thereof and a read-out selection transistor for selecting the read-out transistor.

As described above, according to the present invention, in the solid-state image pickup device designed so that the signal corresponding to the accumulated charge amount of each pixel is output to the horizontal signal lines wired on a row basis and the cameral system using the solid-state image pickup device as an image pickup device, plural vertical signal lines are provided in connection with each horizontal signal lines, and plural systems of vertical driving systems are disposed in connection with the



## CLAIMS

1. A solid-state image pickup device comprising:

a pixel portion in which unit pixels are  
5 arranged in a matrix form;

horizontal signal lines of plural rows  
which are wired to said pixel portion on a row basis;

plural vertical signal lines which are  
wired commonly to said horizontal signal lines of  
10 plural rows;

vertical driving means of plural systems  
which select the respective pixels of said pixel  
portion every row over plural different rows, making  
the accumulation time of signal charges of each pixel  
of the plural selected rows different among the plural  
rows, and successively outputting to said plural  
vertical signal lines the signals which are output from  
the respective pixels to said horizontal signal lines  
of plural rows; and

horizontal driving means for  
20 successively selecting the pixels of plural rows which  
are selected by said plural systems of vertical driving  
means.

2. The solid-state image pickup device as  
25 claimed in claim 1, wherein said vertical driving means  
of plural systems has vertical selection switches of  
plural systems which are connected between each of said

horizontal signal lines of plural rows and said plural vertical signal lines, and plural vertical scan circuits which are provided in connection with said vertical selection switches of plural systems and successively drive said vertical selection switches of different rows by a vertical scan operation.

3. A method of driving a solid-state image pickup device comprising a pixel portion in which unit pixels are arranged in a matrix form, horizontal signal lines of plural rows which are wired to the pixel portion on a row basis, and plural vertical signal lines which are wired commonly to the horizontal signal lines of plural rows, characterized by the steps of:

selecting the respective pixels of the pixel portion every row over plural different rows;

making the accumulation time of signal charges of each pixel of the plural selected rows different among the plural rows;

successively selecting the respective pixels of plural rows thus selected and outputting the signal of each pixel to the corresponding one of the horizontal signal lines of plural rows; and

outputting through the plural vertical signal lines the signals which are output from the respective pixels to the horizontal signal lines.

4. A camera system using as an image pickup device a solid-state image pickup device a solid-state

image pickup device comprising: a pixel portion in  
which unit pixels are arranged in a matrix form;  
horizontal signal lines of plural rows which are wired  
to said pixel portion on a row basis; plural vertical  
5 signal lines which are wired commonly to said  
horizontal signal lines of plural rows; vertical  
driving means of plural systems which select the  
respective pixels of said pixel portion every row over  
plural different rows, making the accumulation time of  
10 signal charges of each pixel of the plural selected  
rows different among the plural rows, and successively  
outputting to said plural systems of vertical driving  
means the signals which are output from the respective  
pixels to said horizontal signal lines of plural rows;  
and horizontal driving means for successively selecting  
the pixels of plural rows which are selected by said  
plural systems of vertical driving means.

5. The camera system as claimed in claim 4,  
further comprising a signal processing circuit  
20 containing delay means for making signals of plural  
different rows output from said solid-state image  
pickup device simultaneous with one another, and  
processing means for processing the signals of plural  
rows which are made simultaneous with one another by  
25 said delay means.

6. A solid-state image pickup device comprising:  
a pixel portion in which unit pixels are



arranged in a matrix form;

horizontal signal lines of plural rows which are wired to said pixel portion on a row basis;

a vertical line which is wired commonly to said horizontal signal lines of plural rows;

vertical driving means for selecting the pixels of said pixel portion wired to the respective row of said horizontal signal line; and

horizontal driving means for selecting the pixel of the row selected by said vertical driving means; wherein

said unit pixel comprises a photoelectric converter, a read-out transistor for reading out a signal charge, accumulated by said photoelectric converter, into a storage unit, a read-out selection transistor for selecting the reading out of the signal charge by said read-out transistor, an amplifying transistor for converting the signal charge stored in said storage unit into an electrical signal and for outputting the electrical signal as a pixel signal, a reset transistor for resetting the storage unit, and an output selection transistor for selecting the output of the pixel signal provided by said amplifying transistor.

7. A solid-state image pickup device as claimed in claim 1, wherein said vertical drive means successively output the pixel signals to said vertical

line via said horizontal signal line, said horizontal drive means feeds a horizontal selection pulse to said read out selection transistor and said output selection transistor.

5        8.            A solid-state image pickup device as claimed in claim 7, wherein said horizontal selection pulse also serves as a reset pulse for an adjacent column of said unit pixel.

10       9.            A solid-state image pickup device as claimed in claim 6, wherein said unit pixel outputs a reset level by said reset transistor during a reset operation and a signal level based on the signal charge photoelectrically converted by said photoelectric converter.

15       10.           A solid-state image pickup device as claimed in claim 6, the device further comprises a circuit for determining a difference between the reset level and the signal level.

20       11.           A solid-state image pickup device as claimed in claim 10, wherein said circuit is a correlated double sampling circuit.

25       12.           A solid-state image pickup device as claimed in claim 6, the device further comprises means for outputting signals of different accumulation time periods.

13.           A method for driving a solid-state image pickup device comprising

a pixel portion having a matrix of unit pixels, each unit pixel comprises a photoelectric converter, a read out transistor for reading out a signal charge, accumulated by said photoelectric converter, into a storage unit, a read out selection transistor for selecting the reading out of the signal charge by said read out transistor, an amplifying transistor for converting the signal charge stored in said storage unit into an electrical signal and for outputting the electrical signal as a pixel signal, a reset transistor for resetting said storage unit, and an output selection transistor for selecting the output of the pixel signal provided by said amplifying transistor,

horizontal signal lines of plural rows which are wired to said pixel portion on a row basis,

a vertical line which is wired commonly to said horizontal signal lines of plural rows,

vertical driving means for selecting the pixels of said pixel portion wired to the respective row of said horizontal signal line, and

horizontal driving means for selecting the pixel of the row selected by said vertical driving means, the method comprising the steps of:

resetting a storage unit by a reset transistor;

outputting a reset level of said reset transistor to a horizontal signal line through an

amplifying transistor;

reading out the signal charge of the  
photoelectric converter into said storage unit;

outputting a signal level based on the signal  
5 charge to said horizontal signal line through said  
amplifying transistor; and

outputting the reset level and the signal  
level to a vertical line through said horizontal signal  
line sequentially.

## ABSTRACT

In a CMOS image pickup device in which the signal corresponding to the accumulated charge amount of each pixel is output to horizontal signal lines wired on a row basis, for example, two vertical selection transistors are provided every horizontal signal lines, and two vertical signal lines and two vertical scan circuits are provided every horizontal signal line, thereby separately outputting signals which are different in accumulation time and obtained by arbitrarily dividing 1 field into any number of parts on the basis of integer times of 1H.

FIG. 1




FIG. 2






FIG. 3


## FIRST VERTICAL SCAN PULSE



## SECOND VERTICAL SCAN PULSE



## READ-OUT PULSE



## HORIZONTAL SCAN PULSE




READ-OUT LINES  
OF n-TH ROW AND  
(n+i)-TH ROWI-V  
CONVERSION  
OUT



FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9





FIG. 10



**THE** **NEW** **YORK** **PUBLIC** **LIBRARY**




[illegible]

FIG. 13



## DESCRIPTION OF REFERENCE NUMERALS

21 ... PIXEL AREA (PIXEL PORTION) -  
29 ... HORIZONTAL SCAN CIRCUIT -  
30 ... FIRST VERTICAL SCAN CIRCUIT  
31 ... SECOND VERTICAL SCAN CIRCUIT  
37, 38 ... I-V CONVERSION CIRCUIT  
39, 40 ... CDS CIRCUIT  
41 .... CMOS IMAGE PICKUP DEVICE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

**DECLARATION FOR  
UTILITY OR DESIGN  
PATENT APPLICATION**

- ☐ Declaration submitted with or initial filing
- ☐ Declaration submitted after initial filing

<b>Attorney Docket No.</b>	SON-1941/SUG
<b>First Named Inventor</b>	Hiroshi YOSHIDA
<b>COMPLETE IF KNOWN</b>	
<b>Application No.</b>	09/830,515
<b>Filing Date</b>	April 27, 2001
<b>Group Art Unit</b>	
<b>Examiner Name</b>	

As a below named inventor, I hereby declare that:

My residence, post office address, and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (only if one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

**SEMICONDUCTOR LIGHT EMITTING DEVICE***(Title of the Invention)*

the specification of which

☐ is attached hereto

or

☒ was filed on July 10, 2001, as United States Application Number or PCT International Application Number: PCT/JP00/08018 and was amended on \_\_\_\_\_ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code §119 (a)-(d) of any foreign application(s) for patent or inventor's certificate, or § 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application Number(s)	Country	Foreign Filing Date (MM/DD/YY)	Priority Not Claimed	Certified Copy Attached	
				YES	NO
11-331685	JAPAN	11/22/99		<input type="checkbox"/>	<input type="checkbox"/>
				<input type="checkbox"/>	<input type="checkbox"/>
				<input type="checkbox"/>	<input type="checkbox"/>

☐ Additional foreign application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto:

I hereby claim the benefit under Title 35, United States Code §119(e) of any United States provisional application(s) listed below.

Application Number (s)	Filing Date (MM/DD/YY)	<input type="checkbox"/> Additional provisional application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.

SON-1885/SUG

Please type a plus sign in this box:

+

PTO/SB/01 (3-97)

Approved for use through 6/30/98. OMB 0651-0032

Patent and Trademark Office; US DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

**DECLARATION - Utility Or Design Patent Application**

I hereby claim the benefit under Title 35, United States Code §120 of any United States application(s) of any PCT International application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the matter provided by the first paragraph of Title 35, United States Code §112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations § 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

U.S. Parent Application Number	PCT Parent Number	Parent Filing Date (MM/DD/YYYY)	Parent Patent Number (if applicable)

☐ Additional U.S. or PCT international application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto

As a named inventor, I hereby appoint the following registered practitioner(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith: ☐ Customer Number

or

☒ Registered practitioner(s) name/registration number listed below

Place Customer Number Bar Code Label Here

Name	Registration Number	Name	Registration Number
John E. McGarry	22,360	Joel E. Bair	33,356
H. Lawrence Smith	24,900	Richard D. Grauer	22,388
Ralph T. Rader	28,772	Michael D. Fishman	31,951
Joseph V. Coppola, Sr.	33,373	Mark A. Davis	37,118
Michael B. Stewart	36,018	Stefan V. Chemielewski	39,914
Alexander D. Rabinovich	37,425	Kristin L. Murphy	41,212
Kevin D. Rutherford	40,412	David K. Benson	42,314
Glenn E. Forbis	40,610	Christopher M. Tanner	41,518
Ronald P. Kananen	24,104	Robert S. Green	41,800
Matthew J. Russo	41,282	Brian K. Dutton	47,255
G. Thomas Williams	42,228	Eugene G. Byrd	47,361

☐ Additional registered practitioner(s) named on supplemental Registered Practitioner Information sheet PTO/SB/02C attached hereto.

Direct all correspondence to ☒ Customer Number 23353 or ☐ Correspondence Address below

<b>Attorney</b>	Ronald P. Kananen, Esq.		
<b>Firm Name</b>	Rader, Fishman & Grauer PLLC		
<b>Address</b>	1233 20 <sup>th</sup> Street, N.W., Suite 501		
<b>City, State, Zip</b>	Washington, D.C. 20036		
<b>Country</b>	US	<b>Telephone</b>	202-955-3750
		<b>Fax</b>	202-955-3751

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

<b>Name of First Inventor</b>		<input type="checkbox"/> A petition has been filed for this unsigned inventor	
Given Name (first and middle [if any])		Family Name or Surname	
Ryoji		SUZUKI	
<b>Inventor's Signature</b>	Ryoji Suzuki	<b>Dated</b>	11 Apr. 2001
<b>Residence: City</b>	Kanagawa	<b>State</b>	
		<b>Country</b>	JAPAN
<b>Citizenship</b>	Japanese		
<b>Post Office Address</b>			
c/o Sony Corporation, 7-35, Kitashingawa 6- Chome			
<b>City</b>	Shinagawa-Ku	<b>State</b>	Tokyo
		<b>Zip</b>	
		<b>Country</b>	JAPAN

<b>Name of First Inventor</b>		<input type="checkbox"/> A petition has been filed for this unsigned inventor	
Given Name (first and middle [if any])		Family Name or Surname	
Takahisa		UENO	
<b>Inventor's Signature</b>	Takahisa	<b>Dated</b>	11 Apr. 2001
<b>Residence: City</b>	Kanagawa	<b>State</b>	
		<b>Country</b>	JAPAN
<b>Citizenship</b>	Japanese		
<b>Post Office Address</b>			
c/o Sony Corporation, 7-35, Kitashingawa 6- Chome			
<b>City</b>	Shinagawa-Ku	<b>State</b>	Tokyo
		<b>Zip</b>	
		<b>Country</b>	JAPAN



SON-1885/SUG

<b>Name of Third Inventor</b>		<input type="checkbox"/> A petition has been filed for this unsigned inventor					
Given Name (first and middle [if any])				Family Name or Surname			
Koichi 3-n				SHIONO			
Inventor's Signature		Koichi J Shiono			Dated 13 Apr. 2001		
Residence: City	Kanagawa	State		Country	JAPAN	Citizenship	Japanese
Post Office Address		c/o Sony Corporation, 7-35, Kitashingawa 6- Chome					
City	Shinagawa-Ku	State	Tokyo	Zip		Country	JAPAN
<b>Name of Fourth Inventor</b>		<input type="checkbox"/> A petition has been filed for this unsigned inventor					
Given Name (first and middle [if any])				Family Name or Surname			
Kazuya 4-n				YONEMOTO			
Inventor's Signature		Kazuya Yonemoto			Dated 16 April 2001		
Residence: City	Kanagawa	State		Country	JAPAN	Citizenship	Japanese
Post Office Address		c/o Sony Corporation, 7-35, Kitashingawa 6- Chome					
City	Shinagawa-Ku	State	Tokyo	Zip		Country	JAPAN

[illegible]